AGAGAG

Code No: 124CN

R15

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

B.Tech II Year II Semester Examinations, May - 2017

COMPUTER ORGANIZATION

A Time Note:	Computer Science and Engineering) 3 Hours This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions.	,
(1) (a) (b) (c) (d)	PART—A Define the effective address. Explain about Logical and Bit Manipulation Instructions. Explain about the purpose of Input-output interface. Explain about the two-wire control. [3] [2] [3]	/
e) f) g) h) i) j)	Explain about auxiliary memory. [2] What is a bootstrap loader? Explain about the functions of bootstrap loader. [3] Explain about the purpose of Bus High Enable pin in 8086. [2] Explain about condition code flag/register in 8086. [3] Explain about One-byte instruction in 8086. [2] Explain about FAR PTR and NEAR PTR assembler directive. [3]	/
	PART-B (50 Marks)	
	Write a program to evaluate the arithmetic statement: X=A-B+C*(D*E=F) G+H*K a) Using a general register computer with three address instructions.	1
	b) Using a general register computer with two address instructions. [5+5] OR	
△ (b) (d)	Explain about the functions of CPU. Explain about Program Control Instructions. Explain about Source-initiated transfer using handshaking and Destination-initiated transfer using handshaking with a neat diagram.	/
,	A CPU with a 20-MHz clock is connected to a memory unit whose access time is 40 ns. Formulate a read and write timing diagrams using a READ strobe and a WRITE strobe. Include the address in the timing diagram. [5+5]	
	What is the difference between isolated I/O and memory-mapped I/O? What are the advantages and disadvantages of each?	/
b) I	Explain about Intel 8089 IOP. [5+5]	

AG AG AG AG AG AG A

AG	AG	AG	AG	AG	AG	AG	1	
6. 7.a)	A computer uses RAM chips of 1024 × 1 capacity. a) How many chips are needed, and how should their address lines be connected to provide a memory capacity of 1024 bytes? b) How many chips are needed to provide a memory capacity of 16K bytes? Explain in/words how the chips are to be connected to the address bus. Obtain the Boolean function for the match logic of one word in an associative memory taking into consideration a tag bit that indicates whether the word is active or inactive. Explain about Virtual Memory with the implementation details. [5+5]							
	Explain abou Explain abou advantages.	t the register orgit the concept of	anization of 8086 f segmented mer OR			ain its [5+5]	<i>Y</i>	
9.a) b)	Explain abou		opcode prefetch	queue in an 8080		[5+5]	۵	
b) 11.a) b)	Explain about	embly Language t different types of program to find	of Assembler dire	orm one byte BCI ectives and operate ×3 matrix.	O addition. tors.	[5+5]	4	
AG	AG	AG	οοΟοο	AG	AG	AG	7	
4G	AG	AG.	AG	AG	AG.	AG	L	
AG	AG	AG	AG	AG	AG	AG		
AG	AG	AG	AG	AG	AG	AG	<u> </u>	