R13

Code No: 114AF JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year H Semester Examinations, May 2016 **** DIGITAL DESIGN USING VERILOG HDL (Electronics and Communication Engineering) Max. Marks: 75 Time: 3 Hours Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A.... Part B consists of 5 Units: Answer any one full question from each unit. :::: Each question carries 10 marks and may have a, b, c as sub questions. **(25 Marks)** PART - A [2] What is functional verification? 1.a) Write short notes on programming language Interface. :[3].... (d: [2].... e) ...: Define tri-gate state. [3] What is array of Instances of primitives? d) [2] Define Initial Construct. e) [3] Define Blocking and Non-Blocking assignments. f) [2] Explain Bi-Directional gates. g) [3] Explain parameter declaration and assignments. 1) h) Explain Feedback model. [3] Explain test bench techniques. j) (50 Marks) PART - B Define the following terms relevant to Verilog HDL. a) Simulation versus synthesis b) PLI [3+3+4]c) System Tasks. OR Explain port declaration with an example using Verilog code. 3.a) Write about white space characters and variables with examples. [5+5] b) ********** :::: What is a three-state gate and explain each type of three-state gate with truth 4.a) Design module and a test bench for a half-adder. [5+5]b) Explain NMOS enhancement with conditions. ..5.a). Write a Verilog HDL code: for n-bit right-to-left shift register using data flow [5+5]level. What is difference between an Intra statement delay and an Inter statement delay? 6.a) Explain using an example. Write the differences between begin-end and fork-blocks with examples. [5+5] OR : ::..: Write syntax for while loop and write a Verilog code for n-bit Johnson counter. 7.aWhat is the difference between a sequential block and a parallel block? Explain b) [5+5]using an example.

 .:::	8.a) b) 	Design half-adder us Write about basic sv	vitch primitives i by user defined	OR ::::::::::::::::::::::::::::::::::::	P) and explain the	[5±5] he types with [5+5]	ĦĒ
 .:::	10.a)	What are the rules to Write a Verilog mod	lule for PLA.	declare and use	the bidirectional	lines? [5#5]	AG
	11.a) b)	Explain in detail about What is the use of example.	out formal verif	ication of a syster	m. ssert next? Expl	ain using an [5+5]	
 :	HÜ	_	0	oOoo	FG	AC	AC
.(.:::	AC	AC	AC	FG	AG	AG	AC
 .:::	AC	AG	AC	AG	AG	AG	FG
 .:::	FC	AC	FC	AG	MG	AG	AC
(AG	AG	AG	AG	AG	AG	AG
, .::i	AC	FG	AG	AG	AC	AG	AG
,m Lis	PC	AG	AG	AC	PG	ĦG	MG

....