R15 Code No: 124AF JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year II Semester Examinations, May - 2017 DIGITAL DESIGN USING VERILOG HDL (Electronics and Communication Engineering) Max. Marks: 75 Time: 3 Hours **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART- A (25 Marks) 1.a) Write a short note on keywords. [2] Write about white space character with an example. [3] b) [2] Illustrate an example to design tri type net. c) [3] d) Explain the gate Delay. What are local variables? [2] e)/ Write about Repeat' Construct. f) Define Computer Directives. [2] g) [3] h) Define time delay with example. Write about switch primitives. [2] i) j) Draw the basic RAM Cell Diagram. [3] PART-B (50 Marks) 2.a) Explain in detail the Levels of Design Description. Explain the concept of numbers in Language constructs. [5+5]b) Explain the Strings with suitable examples. 3.a) [5+5]Explain the Simulation and Synthesis in Verilog HDL. b) Describe the model structures with an example. 4.a) Design a 3 to 8 decoder. b)

5.a) Discuss the tri state gates with an example.b) Write about array of instances of primitives.

6.a) Explain with an example how 'while' construct is used.
b) Write briefly about functional bifurcation.

7.a) Design an 8-bit adder module using for loop.

b) Explain disable construct with an example.

<u>AG</u>[5+5]<u>AG</u>

[5+5]

[5+5]

AG AG AG AG AG AG A

AG AG AG AG AG AG A

