AG AG AG AG AG AG AG

Cod	le No: 118FH	R13
AG	JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERA B. Tech IV Year II Semester Examinations, April - 2018 DIGITAL SIGNAL PROCESSORS AND ARCHITECTURES (Electronics and Communication Engineering) Max	. Marks: 75
Note	Part A is compulsory which carries 25 marks. Answer all questions in Part Consists of 5 Units. Answer any one full question from each unit. Each question marks and may have a, b, c as sub questions. PART - A	ot A. Part B on carries 10 (25 Marks)
1.a) b) c) d) e) f) g) h) i)	Define digital signal-processing system, explain it with a neat diagram. What are the mail features of DSP architecture, list important sub-blocks of it? Explain how pipelining is useful in increase the speed of DSP processor. Explain multiplier used in DSP processors to get high speed. List the architectural features to improve speed in TMS320C54XX/DSP process List On-Chip Peripherals available in TMS320C54XX. Explain Shifter Instruction using in DSP processors. Draw the basic Architecture of ADSP 2100 label each sub block. What is the importance of external bus interfacing signals in DSP processors? Briefly explain how DMA is implemented in DSP processors.	[2] [3] [3] [5] [5] [3] [2] [3] [2] [3] [2] [3] [2] [3]
2.a) b)	Find the DFT of the sequence {1, 1, 1, 1, 2, 2, 2, 2} using radix-2 Decime Frequency FFT. What is Compensating filter, explain with suitable examples. OR	[5+5]
(3.a) (b)	What are the various number formats for signals and coefficients in DSP system with examples. Explain A/D Conversion errors and DSP Computational errors.	s, explain [5+5]
4.a) b)	Explain Programmability and Program Execution in DSP processors. List the DSP Computational Building Blocks, explain any two blocks. OR	[5+5]
△ (5.a) b)	Explain the function of a MAC unit and also explain how overflow and to conditions can be avoided in MAC operations. List features for external interfacing using with DSP processors, and explain.	Jnder flow [5+5]

AG AG AG AG AG AG AG

Define addressing mode, explain ant four Data Addressing modes of MS320C54XX 6.a)Processors. What are the On-Chip Peripherals available in TMS320C54XX, explain briefly. b) OR Explain memory management and memory space in TMS320C54XX DSP processors. 7.a) Explain Pipeline Operation in TMS320C54XX Processors with a diagram. [5+5]b) With the help of block diagram explain functionality of ADSP-2181 high performance 8.a) Processor. Explain Address Arithmetic Unit and Control Unit with a diagram. [5+5] b) Explain different architectural features of Blackfin Processor with a diagram What are the register files, explain Hardware Processing Units? Describe how ADC interfaced to DSP in programmed I/O mode. 10.a) Explain the memory interface block diagram of TMS320C5416. [5+5] Describe Memory space organization in DSP with example, Explain the process of interrupt handling by the DSP processor with a neat diagram. [5+5] ---ooOoo---