AG AG AG AG AG AG AG A

*	R18	
Cod	e No: 153AN	
	JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD	, (e)
	B. Tech II Year I Semester Examinations, December - 2019 DIGITAL SYSTEM DESIGN (Electronics and Communication Engineering) E: 3 Hours Max. Marks: 75 E: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b as sub questions.	Ä
AG	$\triangle G$	\triangle
1.a) b) c) d) e) f)	Given that $(292)_{10} = (1204)_b$, Determine b. Write a note on 'display decoders'. What is the difference between Latch and Flip Flop? What is Moore and Mealey machine? Draw the circuit for CMOS AND—OR Invert (AOI) logic gate. Add (98) and (89) in Excess-3 form Realize the function $f_1 = A \oplus B \oplus C$ using two half adders: Use additional gates if necessary. Differentiate combinational and sequential circuits.	A
h) i) j)	List the limitations of finite – state machines. What are the precautions to be taken while handling CMOS logic gates? [3] [3] [3] [5] [5] [5] [5] [5]	A
2.a) b)	Find the complement of the Boolean function (AB'+CD') (B'C+A'D) and reduce it to a minimum number of literals. Determine the Canonical sum-of-products form for T(x,y,z)=x'y+z'+xyz. [5+5] OR	/
3.a)	Show the weights of three different four bit Self-Complementing codes whose only negative weight is 4 . Convert the function $f(x, y, z) = \pi(0, 3, 6, 7)$ to the other canonical form. [545]	\triangle
4.a) b)	Minimise the following expression using Karnaugh – map $f(A,B,C,D) = \Sigma m (1,4,7,10, 13) + \Sigma d (5,14,15)$ Give the gate-level realization for 8:1 mux with active-low enable input. Show how several 8:1 muxes can be combined to make a 32-to-1 mux. [5+5]	
△ (_5.a)	Using the tabular method, obtain the prime implicants of a four-input single-output function $f(w,x,y,z) = \sum_{m} m(0,2,4,5,6,7,8,9,10,11,13)$. Reduce the prime implicant table and find the minimal cover of f.	A
b)	Give the schematic circuit of a 2-to-4 binary decoder with an active-low enable input. Give the truth-table for the same. [5+5]	<u> </u>
-/ \	$\Delta I = \Delta I $	/\

Draw the circuit diagram of a negative edge trigger J-K Flip-Flop with active high 6.a) present and clear and explain its operation with the help of truth table. Draw the circuit diagram of a mod-10 ripple counter and explain its operation with the b) aid of output state timing diagram. OR Draw the circuit diagram of a RS flip flop and explain its operation with the help of truth 7.a) Design a modulo 6 up/down synchronous counter using T flip-flops and draw the circuit b) [5+5] diagram. A sequential circuit with 2 D flip flops, A and B2 inputs, x and y; and one output z specified by the following equations A(t+1)=xy+xAB(t+1)=x'B+xAZ=Ba) Draw the logic diagram of the circuit b) Derive the state table [3+3+4] c) Derive the state diagram. OR A combinational lock circuit has two imports (x1, x2) and single output (Z) is to be designed such that the lock opens (z=1) whenever there is a sequence of form consecutive input changes with $x_2 = 1$. Construct the state diagram and stable table for this circuit. [10] What is meant by Tri-state logic? Draw the circuit of Tri-state TTL logic and explain its 10.a) functions: Discuss current sinking, current sourcing and noise margins of a standard TTL logic gate. [5+5]Draw the circuit diagram of basic TTL NAND gate and explain the three parts with the 11.a) help of functional operation? [6+4]Describe CMOS driving TTL. ---ooOoo-