
R16 Code No: 135AY JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, November/December - 2018 LINEAR AND DIGITAL IC APPLICATIONS (Common to ECE, EIE) Time: 3 hours **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. (25 Marks) Define the Op-Amp parameters: (i) Input offset voltage (Vio) and (ii) Input bias current, 1.a) [2] Discuss the features of voltage regulator. b) [3] List out the application of 555 timer. [2] c) Differentiate between active and passive filters. d) [3] Give the conversion time for: (i) Counting ADC and (ii) successive approximation e) What are the disadvantages and advantages of weighted resister DAC? f) [3] Classify the bipolar logic family by operation and give examples for each category. [2] Draw the circuit of Totem-pole TTL NAND gate. h) Compare between SRAM and DRAM. i)

PART - B

Design a 8-bit parallel-in and serial-out shift register.

j)

(50 Marks)



An 8-bit ADC is capable of accepting an input unipolar (positive values only) voltage 0 6.a)to 10 V. Find, what the minimum value of 1LSB is and what the digital output code is if the applied input voltage is 5.4V? Explain the working of 3-bit D to A converter using R-2R ladder network. **OR** Explain the working of A to D converter using successive approximation method. 7.a) The logic levels used in an 8-bit R-2R ladder type DAC are logic'1' = +5 V and logic b) '0' = 0V. Find the output voltage for an input of 10110111. Design a 4 to 16 decoder using two 74X138 IC's. 8.a) Compare CMOS, ATL and ECL with reference to logic levels, DC noise margin, and b) propagation delay and fan-out. Design a two bit comparator circuit and explain its operation. 9.a) Design the Binary to Gray code converter and explain its procedure in detail. [5+5]b) With the help of timing waveforms, explain read and write operations of SRAM. 10.a) Explain the necessity of two-dimensional decoding mechanism in memories. Draw MOS transistor memory cell in ROM and explain the operation. OR Explain different types of shift registers. Explain the internal structure of a 128X1 ROM using two dimensional decoding. [5+5]