R13

Code No: 115EB K13 JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year I Semester Examinations, November/December - 2016 LINEAR AND DIGITAL IC APPLICATIONS (Common to ECE, ETM)

	Time: 3 hours	k. Marks: 75	
	Note: This question paper contains two parts A and B.		
	Part A is compulsory which carries 25 marks. Answer all questions in Pacconsists of 5 Units. Answer any one full question from each unit. Each que 10 marks and may have a, b, c as sub questions.	art A. Part B estion carries	
	PART - A	(25 Marks)	
	1.a) Define unity gain band width of an op-amp. (b) Define slew rate. What causes it? c)What is switched capacitor filter?	[2] [3] [2]	
	e) Which type of ADC is the fastest? Why? f) An 8 bit DAC has a resolution of 20mv/bit. What is analog output voltage?	[3] [2] [3]	mil.
	g) Mention any two applications of multiplier IC. h) Realize EX-OR gate with CMOS circuit. i)Write the difference between static and dynamic RAM's.	[2] [3] [2]	
A Texas and the second	j) i Draw the block diagram of 3-bit ring counter.	. : :::::[3]	: : :.:
·		(50 Marks)	
*****	2 With neat circuit diagram explain the operation of Schmitt trigger. OR	[10]	X
	3.a) An IC op-amp 741 used as an inverting amplifier with a gain of 100. The vision of the signal that can be feed without causing any distortion to the output.	peak input	
	b) Draw and explain the output waveform of the ideal inverter circuit when square wave.	the input is [5+5]	V 5 4 V 1 V 5 4 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V 5 V
· <i>i</i>	4. Explain the operation of mono stable multi vibrator using 555 timers. expression of time delay of mono stable multi vibrator with 555 timers. OR	Derive the [10]	
	5.a) From the given component values find the free running frequency. Cont Vc=10.9v, Vc=12v, R1=4.7k and C1=1.1Nf. Design a narrow band bandpass filter using op-amp. The resonant frequency and Q=2. Assume c=0.1Uf.		FIG
	6. Draw the schematic block diagram of dual slop A/D converter and explain its comperation. Derive expression for its output voltage.	s [10]	
	7.a) What are the limitations of weighted resistor type D/A converter?b) What do you mean by quantization error in an A/D converter?	[5+5]	

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Sall in Find	the state diagram	n and state table	of a binary coded	d decimal törexed	ess-3 decoder.	
		v the basic DTL		OR		[10]	
	10.a) Design	gn a 4 to 16 deco	ring Boolean exp	×138 IC's. ression tising 742	×151 IC F(z)=AF	B+BC+AC [5+5]	MIG
	11. With	the help of timin			e operations of SI	RAM. [10]	
	PIL			HÜ	HU	Fili	
			0	οΟοο			
	PE		FIG.		AG	MG	
							i ilig
							相格
um. Reg	AG	FE		AC			
			ME	FE	HE	EE	
				AC	AC.		