## **R16** Code No: 134CC JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B.Tech II Year II Semester Examinations, May - 2019 PÜLSE AND DIGITAL CIRCUITS (Common to ECE, ETM)\ Time: 3 Hours Max. Marks: 75 **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. question carries 10 marks and may have a, b, c as sub questions. PART-A (25 marks) Show how an RC circuit works as a high pass filter. 1.a) [2] Illustrate the output voltage and loop current waveform of a RC low pass circuit for a step b) input and indicate the time constant. The input to the clipper circuit is V<sub>m</sub>Sinot. Illustrate the input and output waveform with c) respect to transfer characteristics shown in figure 1/ . D2 D1 $V_{R1}$ Figure: 1 d) Explain the working of an emitter coupled clipper. [3] Illustrate the capacitive load transistor switch circuit and explain its working. e) [2] f) Illustrate the circuit of transistor non-saturating switch and explain. [3] What is bistable multivibrator? What are the different names of it? [2] Define Sweep speed error and displacement error. h) [3] Illustrate the diode OR circuit for negative logic and give its truth table. i) What is sampling gate? How it is different from logic gate? **PART-B** (50 Marks) 2. A symmetrical square wave whose average value is zero has a peak to peak amplitude of 20V and a period of 2µsec. This waveform is applied to a low-pass RC circuit whose 3dB frequency is 1/2π MHz. Determine and sketch/the steady state output waveform. In particular, what is the peak-to-peak output amplitude? [10] 3. A square wave whose peak-to-peak amplitude is 2V extends $\pm 1V$ wrt ground. The duration of the positive section is 0.1 sec and that of the negative section is 0.2 sec. If this waveform is impressed upon an RC integrating circuit whose time constant is 0.2 sec, Evaluate the steady state maximum and minimum values of the output waveform. [10]

(

## The diodes are ideal. 4. a) Write the transfer characteristic equation. b) Plot $v_o$ against $v_i$ indicating all intercepts, slopes and voltages. c) Determine and sketch $v_0$ if $v_i = 40$ sin of. Indicate all voltage levels (Figure 6) ioK D2 ≥10 K 10 V Figure: 2 OR. The ramp type signal is applied to the circuit shown in figure 3 which has R=1000. $V_r=0$ , $R_r=\infty$ and $R=10K\Omega$ . The capacitor C is arbitrarily large. Develop the output waveform, calculate all voltage levels and voltage across the capacitor, if $R_s$ =0 and 100 $\Omega$ . Figure: 3 A reverse biasing voltage of 100V is applied through a resistor R to a type of diode 1N270 diode. The diode operates at 25°C. Determine the diode current and voltage for the cases R=10M $\Omega$ , 1M $\Omega$ and 100K $\Omega$ .(Figure 4) [10] Figure: 4 OR

(

## 7. In the below circuit $V_{CC}=10V$ , $R_{C}=500\Omega$ , R=40K $\Omega$ , $C=0.1\mu F$ , $R_{s1}=R_{s2}=10K$ $\Omega$ , V=10Vand $T_2=1.0$ msec. Determine the all the marked voltages assuming rbb'=100 $\Omega$ .(Figure 5) $R_S$ Figure: 5 8. The fixed bias binary shown below figure 6 uses npn silicon transistors with h<sub>FE</sub>=20. The circuit parameters are $V_{CC}=12V$ , $V_{BB}=3V$ , $R_{C}=1K$ , $R_{1}=5K\Omega$ and $R_{2}=10K\Omega$ . Test that one transistor is in cut-off and the other is in saturation and evaluate the stable state current and voltages if $V_{CE(sat)} = 0.4V$ and $V_{BE(sat)} = 0.8V$ . VBB (~12V) Figure: 6 OR Germanium transistors with (h<sub>FE</sub>) min=40 are used in the fixed bias flip-flop with collector catching diodes. The circuit parameters are $V_{CC}=1.8V$ , $V=V_{BB}=6V$ , $R_{C}=1.5K\Omega$ , $R_{i}=5K\Omega$ /and R<sub>2</sub>=25KΩ. Neglect the voltage drop across a forward biased junction. Verify that if one transistor is cut-off, the other is in saturation. (Figure 7)

Figure: 7

## AG AG AG AG AG AG AG

10.a) Explain unidirectional sampling gate.

b) In the gate circuit shown below figure 8, R<sub>L</sub>=10KΩ and is shunted by a capacitance C<sub>1</sub>=10pF. The gate signal is a symmetrical square wave of frequency 1MHZ which makes excursions between -35 to 0V. The output impedance of the square wave source is 500Ω. If no more than 2V of the input signal is to be fed back into the control-signal source, what is R<sub>1</sub>?





Figure: 8 OR

11.a) Design the circuit of three input positive NAND gate and explain.

b) Consider a two input positive-logic diode OR gate with the diodes reversed and V<sub>2</sub>=0.

The inputs are the square waves v and v<sub>2</sub> indicated. Determine and sketch the output waveform if the ratio of the amplitude of v<sub>1</sub> and v<sub>2</sub> is: i) 2—ii) 0.5. Assume ideal diodes.

(Figure 9) [5+5]



AG AG AG AG AG AG AG

AG AG AG AG AG AG AG