

i i		ch IV Year II SYST (Electronics	Semester Exam EM DESIGN U	cation Engineeri Questions	TY HYDERAB ber - 2020	A 73	A
1.a) b) 2.a) b)	Explain about three state buffer with example. What is mean by HDL? Compare this with other High-level languages. Write the HDL Synthesis Rules in detail. Explain about HDL Simulation Environment with suitable examples.					[8+7]	<u> </u>
3.a) b)	Write a VHDL Program for a Half Adder. What is the Code Converter? Explain about its working principle.					[8+7]	
4.a) b)	Write a VHDL Write a VHDL	Program for ca program for an	irry look ahead a iy one Encoder.	dder 🖺	AG	[8+7]	<u> </u>
5.a) b)	Write a VHDL code for D latch. Write a VHDL code for a 4 - bit Down Counter.					[6+9]	
6.a) b) 7.a) b)	Explain about In Write a VHDL of Write a short no Explain the race	code for SR fli te on clock div	p flop. vider and gated c		AG	[7+8]	A
8.a) Explain about Best-case Timing Analysis.b) Discuss about Post layout Verification. [8+7]							
AG	AG .	AG	<u></u>	-AG	AG	AG	A
AG .	AG,	A G	AG	AG	AG	AG	Д
AG	ÅG.,	46	AG	AG	AG	AG	A