

AG AG AG AG AG AG AG A

R16

Code No: 137JD

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

B.Tech IV Year I Semester Examinations, July - 2021

VLSI DESIGN

(Common to ECE, EIE)

Time: 3 Hours

Max. Marks: 75

Answer any Five Questions

All Questions Carry Equal Marks

AG

- Evaluate the DC transfer characteristics of CMOS inverter.

[15]

- Derive the drain current of MOS device in different operating regions.

[15]

- With necessary illustrations explain the layout design rules and draw the layout diagram for four input NAND gate.

[15]

- Explain in detail about the need of scaling, scaling principles and effect of scaling on MOSFET device parameters.

[15]

- Derive the expression for time delay of a MOS device with cascaded inverters as drivers.

[15]

- Examine the concept of carry look ahead adder and discuss its advantages and disadvantages.

[15]

- Define shifter and give a short note on

- Barrel shifter.
- Logarithmic shifter.

[7+8]

- Explain the various design strategies for test.

[15]

---ooOoo---

AG AG AG AG AG AG AG A

AG AG AG AG AG AG AG A