R16

Code No: 137JD JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech IV Year I Semester Examinations, December - 2019 VLSI DESIGN (Common to ECE, EIE) Max. Marks: 75 Time: 3 Hours Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b as sub questions. (25 Marks) Write the equation for threshold voltage in terms of fabrication parameters. [2] 1.a) [3] What is latchup? How to reduce it? b) [2] What are the different MOS layers? c) [3] Draw the layout for nMOS inverter. d) [2]How to choose layers? e) [3] What is mean by fan-in and fan-out? f) [2] Draw the circuit diagram of one transistor DRAM. g) [3] What are the advantages of serial access memories? h) [2] Why low power VLSI circuits are needed? i) [3] Compare PLAs and PALs. j) (50 Marks) Explain the fabrication steps of CMOS n-well process with neat diagrams. 2.a) Identify the different regions on the V_{ds} vs. I_{ds} characteristics and explain it. [6+4]b) What are the different pull ups used in VLSI design? Explain them. What will happen if logical one is applied on the BICMOS inverter Explain it with neat 3.a) b) [5+5]circuit diagram. Explain the process at each stage of VLSI design flow. 4.a) [5+5]Draw the stick diagram for NAND gate and explain it. b) What are the different design rules? Write them. 5.a) What is scaling? How to scale the different design parameters? b) What is dynamic logic? Explain its basic gate functionality. 6.a) How to calculate the delay due inductance in the VLSI circuits? Explain. [4+6]b) OR What are the different complex logic gates and compare their performance in all aspects. 7.a) What is wiring capacitance? How to calculate it in the design of VLSI? [5+5]b)

AG AG AG AG AG AG A

8. 	improve its p	eade counter and erformance in VI ransistor RAM c	LSI applications?			[10]	A
10.a) b)	Explain different design strategies for testing a VLSI circuit. [5+5]						
△ (☐ b)	What is prince Design the for	ciple of testing Cl ollowing function y'w+z'w'+xz	using PALs:		cedure for it.	<u></u>	A
			00O00				
AG	AG	AG	AG	AG	AG	AG	A
AG	AG	AG	AG	AG	AG	AG	A
AG	AG	AG	AG	AG	AG	AG	A
AG	AG	AG	AG	AG	AG	AG	A
							1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -
AG	AG	AG	AG	AG	AG	AG	A