R15 Code No: 126VN JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech III Year II Semester Examinations, April - 2018 **VLSI DESIGN** (Common to ECE, ETM) Time: 3 hours **Note:** This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. Define figure of merit of MOS transistor. 1.a) [2] Draw the CMOS inverter circuit. b) [3] What is meant by synthesis? c) [2] Differentiate Functional simulation and timing simulation. <u>d</u>) [3] What is the importance of fan-in and fan-out? <u>e)</u> [2] f) Differentiate rise time and fall time. g) Draw the 1-bit SRAM cell. [2] h) What are the various serial access memories? [3] Implement 2:1 MUX using PAL. i) [2] What is the difference between verification and validation? j) [3] (50 Marks)

2. Draw and explain the operation of BiCMOS inverter. [10] 3. Derive the drain to source current equation for NMOS enhancement mode transistor. [10]

Draw the stick diagram for the following Boolean expression using CMOS logic. 5. F = A(B+C).[10]

6. Briefly explain the commonly used technique to estimate the delay time of a MOS

inverter. [10] Implement 4.1 multiplexer using switch logic.

8. Design a 4-bit magnitude comparator. [10] OR

9. Design a zero detector circuit. [10]

10. Discuss scan design Techniques. [10] OR 11. [10]

[10]

Compare various programmable devices.

Discuss the steps involved in VLSI design flow.

4.-

---ooOoo---