## AG AG AG AG AG AG AG A

AG	R1  JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAI B. Tech III Year I Semester Examinations, March - 2021  COMPUTER ARCHITECTURE (Electrical and Electronics Engineering)  Max. Mar  Answer any five questions All questions carry equal marks	AG	<i></i>
A (1.a) b) 2.a)	Clearly bring out the differences between RISC and CISC architectures.  How does the operation load register from memory function? Explain with steps.  Why is Associative memory referred to as Content Addressable memory? Explain portance of Associative memory.	7 1~1	A
b)  3.  4.a) b)	Explain the concept of Set Associative mapping in Cache memory.  What is a segment register? Draw and explain the interfacing of 8086 along with design and interfacing.  How is the memory organized in 8086?  What is segmentation? How it is performed in 8086?	[7+8]  vith its  [15]  [7+8]	_
5.a) b) 6. 7.	What is stall? What is/ are the solution/ solutions to overcome stalling? How can loop unrolling be performed? How can the branch prediction be performed? Explain with the help of flowchart.  Draw and explain the hardware architecture for DSP.	[8+7] [J <sup>5</sup> ]	<i>_</i>
8.a) b)	How is latency measured with respect to SoC? How does a simulator work in an MIPS?  AGAGAGAGAGAGAGAGAGAGAGAGAGAGAGAGAGAGA	[8+7] AG	<u> </u>
AG	AG AG AG AG AG	AG	A

AG AG AG AG AG AG AG A