KAG5A02-16

Code No: 136CH

JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD

B. Tech III Year II Semester Examinations, May - 2019 LINEAR AND DIGITAL IC APPLICATIONS (Electrical and Electronics Engineering) Time: 3 hours Max. Marks: 75 Note: This question paper contains two parts A and B. Part A is compulsory which carries 25 marks. Answer all questions in Part A. Part B consists of 5 Units. Answer any one full question from each unit. Each question carries 10 marks and may have a, b, c as sub questions. PART - A (25 Marks) List the four basic building blocks of an op-amp. List features of 741 op-amp.; b) Draw the block diagram of a PLL. c) What are the advantages and disadvantages of active filter over passive? d) Which is the fastest ADC and why? f) What is the need for A/D and D/A conversion? [3] g) Which of the parameters decide the fan out? [2] Which is the fastest logic family and why? [3] List out the applications of ROM: i) Distinguish between SRAM and DRAM. PART - B (50 Marks) Explain the working of instrumentation amplifier with suitable diagram. 2.a) What is a comparator? Discuss the non inverting comparator and obtain its input and b) output waveforms. Define the following electrical parameters: input offset voltage, input resistance, CMRR, output voltage swing and slew rate. What is an operational amplifier? Give its symbol and also draw its electrical equivalent circuit. [5+5]4.a) Define capture range, lock in range and pull in time of PLL. Discuss the 555 timer in monostable operation. Also discuss the applications for it. OR 5.a) Design a high pass filter at a cutoff frequency of 1KHz with a pass band gain of 2, plot

Explain, how to obtain triangular wave using a square wave generator.

the frequency response of the filter.

6.a) b) 7/a)	Explain the working of a dual slope A/D converter. Calculate the value of the L.S.B, M.S.B and full scale output for an 8-bit DAC for the 0 to 10v range. OR Draw the circuit of weighted resistor DAC and derive expression for output analog voltage Vo. Give short notes on successive approximation ADC. [5+5]					
8.a) b) 9.a) b)	Design a 32×1 multiplexer by using 74x151 IC and explain its operation. Discuss briefly about parallel binary adder. OR Draw the circuit diagram of basic TTL driving CMOS and explain with the functional Operation. Design a two bit comparator circuit and explain its operation.					[5+5] e help of [5+5]
11.a)	Explain the inte Design MOD-1 With a neat ske Describe DRAM	6 synchronous tch explain the	OR shift register.	Flip-Flop.	t its timings.	[5+5] [5+5]
22	()2	<u>C2</u>	00000	C2	02	02
2	()2	C2	<u>C2</u>	C2	C2	02
22		<u>(22</u>	02	<u>C2</u>	(22	(22
	(22	02	(22	<u>(2</u>	()2	