AG AG AG AG AG AG

R18 Code No: 153AB JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABAD B. Tech II Year I Semester Examinations, March - 2022 ANALOG AND DIGITAL ELECTRONICS (Common to CSE, IT, ECM, ITE, CSE(SE), CSE(CS), CSE(N)) Time: 3 Hours Max. Marks: 75 Answer any five questions **Each Carries Equal Marks** Explain the operation of PN junction under forward bias condition with its 1.a) characteristics. Describe the operation of Half Wave Rectifier with and without filters Explain about RC coupled amplifier and sketch the frequency response plot of an RC 2.a) coupled amplifier A transistor operating in CB configuration has $I_C = 2.98 \text{mA}$, $I_E = 3.00 \text{ mA}$ and b) I_{CO} =0.01 mA. What current will flow in the collector circuit of this transistor when connected in CE configuration with a base current of 30µA. [10+5]What is thermal runaway? What is the condition for thermal stability in CE 3.a) configuration? Derive the expression for stability factor S in self-bias circuit. b) [8+7]Explain the operation of JFET and draw the drain and transfer characteristics. 4.a) Explain about 2 input TTL NAND/Gate. b) [10+5]Convert the decimal number (128.25)10 into binary, octal, hexadecimal number system. 5.a) b) Build basic gates AND, NOT, OR using NAND and NOR gates. Simplify the following Boolean expression into one literal. W'X(Z'+YZ) + X(W+Y'Z). 6.a) What is multiplexer? Draw circuit diagram of 8:1 multiplexer. Explain its working b) in brief. [6+9]Design a full subtractor circuit by using K-map method and draw the logic diagram. 7.a) b) Explain 4-bit ring counter with circuit diagram and waveforms. Draw the logic diagram of clocked RS flip-flop using NAND gates and explain its 8.a) working. With a neat diagram, explain 3-bit parallel in serial out shift register. b) ---ooOoo---

AG AG AG AG AG AG A