A C-Cod	JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY HYDERABA	R18/
B. Tech II Year II Semester Examinations, March - 2022 DIGITAL ELECTRONICS		
(Electrical and Electronics Engineering)		
		ks: 75
	Answer any five questions	
AG	All questions carry equal marks A	AC
1.a)	Perform arithmetic operation using 2's complement method. i) -70 - 85 ii) 130 - 65	
b)	How to interface CMOS and TTL gates.	
c)	What are the advantages of Tri-state logic?	7+4+4]
$\triangle$ $\bigcirc$ 2.a)	Simplify the Boolean expression using K-map and draw the logic diagram.	À(
A A Transit I	$F(A,B,C,D) = \sum M(0,1,5,12,1,3,15) + d(1,3,6)$	1 1
b)	Realise a full adder using the $3\times8$ decoder.	[8+7]
3.a)	Develop the logic circuit diagram and table for 4-bit ring counter and explusively.	ain the
∧ <u></u>	What is a glitch? Design and show the timing diagram for a Mod 6 asynch	ronous
	counter showing the glitches in the diagram.	[6+9]\(-
4.a)	With a neat block schematic, describe the working of a successive approxim	ation
	ADC and illustrate it with a suitable example.	
b)	Explain the working of Flash type ADC.	[10+5]
$\triangle \left( \begin{array}{c} 5.a) \\ b) \\ c) \end{array} \right.$	Bring out the differences between a PAL and PLA.  Implement $F = \sum m(2,3,4,5,7)$ using PAL.  Compare CPLDs and FPGAs.	5+5+5]
6.a) b)	Distinguish between Sequential and combinational circuits.  Design a mod-11 asynchronous counter using T flip flops and discuss disadvantages.	s its [5+10]
△ (7.a) b)	What are fast adders? Design a 4 bit, carry look ahead adder, showing the diagram.  Design a BCD to decimal decoder.	logical [8+7]
8.a) b)	Compare the characteristics of TTL and CMOS logic families.  Minimize the Boolean expression F=AB'C'+C'D+BD'+A'C using K-majimplement the logic circuit using NAND gates only.	p and [6+9]
AG .	AG AG AG AG AG	AG
	ooOoo	2000 DOTTER

AG AG AG AG AG AG AG