

AI has been applied to the design of computer chips, and in fact, was one of the first applications of AI. Some techniques taught in Intro-to-AI courses are routinely used by computer-aided design tools every day. Machine learning has recently been applied to chip design in several ways. You can try to learn the best configurations of software tools to improve the results of chip optimization. You can learn how to predict likely places on a chip that may experience manufacturing defects. If you can predict the load on a CPU, then you can dynamically scale down the voltage to save energy.

Cadence and other EDA companies like Synopsis are already applying machine learning to improve tools and design flows and to improve intellectual property cores or to target ML with cores. They are working to automate the routing and tuning of devices to improve reliability, circuit performance, and resilience; improve power, performance, and area (PPA) result by using machine learning, analytics, and optimization. These programs will accelerate roadmap toward realizing intelligent design flows for the next big leap in design productivity. These initiatives will set the stage for enhancing the entire span of analog, digital, verification, package and PCB EDA technologies, providing the customers with the most advanced system design enablement solutions.

**AICTE Sponsored One Week Short Time Training
Program (STTP) on "Artificial Intelligence in Electronic
Chip Design Technology"**

Date : 18th January to 23rd January 2021

Course Co-ordinator : Dr. P.Satish Kumar, Professor, ECE

Course Convenor : Dr.V.S.S.N. Srinivasa Baba, Vice Principal & Head of ECE

Course Co-convenors :

- Mr.A.Rajesh, Associate Professor, ECE
- Mr.P.Ravi Babu, Associate Professor, ECE
- Mr.Y.Pradeep, Associate Professor, ECE
- Mr.B.Srinivasa Rao, Associate Professor, ECE
- Mr.M.Mysaiah, Assistant Professor, ECE

Advisory Committee:

- Dr. Y.Chakrapani, Professor, ECE
- Dr. Ch.Sreenivasa Rao, Professor, ECE
- Prof.M.Ravi Kumar, Professor, ECE
- Prof.B.Giri Raju, Professor, ECE

Sponsors: AICTE**Resource Persons:**

Resource Persons are from reputed institutions like IIT's, IIIT's, NIT's, UoH, Industries, Research Labs and Start- ups, etc.

- Dr. Amit Acharyya, Professor, EE, IIT Hyderabad.
- Dr. N.Bheema Rao, Professor, ECE, NIT Warangal.
- Dr. M.Srinivas, Professor, CSE, NIT Warangal.
- Prof.K.L.V.Sai Prakash Sakuru, Professor, ECE, NIT, Warangal.
- Dr. Sandeep Chitreddy, Professor, AI&DS, KL University, Hyd.
- Dr N.S.S Reddy, Professor, ECE, Vasavi College of Engg, Hyd.
- Mr.Chandra Sekhar Kypa, Vice-President, Eximius Design India Pvt Ltd, Bangalore.
- Mr. B Sampath kumar, Senior software Engineer 1, Xilinx, Hyd.
- Mr. Ch.Sujith kumar, Design Engineer 2, Xilinx, Hyd.

Participants: 77 Faculty from various Engineering colleges in India

EVENTS ORGANIZED

FACULTY DEVELOPMENT TRAINING PROGRAMME



EVENTS ORGANIZED

FACULTY DEVELOPMENT TRAINING PROGRAMME



Feed Back From Participants



Certificates Distribution:



EVENTS ORGANIZED

FACULTY DEVELOPMENT TRAINING PROGRAMME

Lunch

